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device, the channel is surrounded by two gates on surfaces,
allowing more effective suppression of "off-state" leakage
current. DG gates also allow enhanced current in the "on"
state, also known as drive current. These advantages
translate to lower power consumption and enhanced device
performance Its main advantage is that better control of short
channel effects, lower leakages and better yield in
aggressively scaled CMOS process, will required to
overcome these obstacles to scaling. .

ABSTRACT:- In this paper we propose double gate transistor i.e.
FINFETS circuits. It is the substitute of bulk CMOS that mean
without any compromise in fabrication process except one or two
changes. Actually bulk CMOS suffers high power consumption
and high leakage currents .so we implement a various novel
circuits i.e FINFETS logic design style in 32nm technology and
analyzing various parameters like power dissipation, delay,
frequency are observed in this paper. In here we notice that less
power consumption in FINFETS when compared to ordinary bulk
CMOS. We also check the other submicron technology compared
to that this submicron technology got less power consumption.

2. FINFET (DG) Technology:Double gate MOSFETs (DG-FET) is a MOSFET that has
two gates to control the channel. Its schematic is shown in
Fig. 1. Its main advantage is that of improved short channel
effects. Now a day FINFETS very usually using because of
short channel effects, better in driving current, more
compactable that other device.FINFETS are substitutes for
bulk CMOS. The two gates for FINFETs provide effective
control of the short-channel effects without aggressively
scaling down the gate-oxide thickness and increasing the
channel doping density. The separate biasing in DG device
easily provides multiple threshold voltages. It

Keyword: Finfets, IG, LP, Hybrid, SG, CMOS,Nand

1.Introduction:Since the fabrication of MOSFET, the minimum channel
length has been shrinking continuously. The motivation
behind this decrease has been an increasing interest in high
speed devices and in very large scale integrated circuits. The
sustained scaling of conventional bulk device requires
innovations to circumvent the barriers of fundamental
physics constraining the conventional MOSFET device
structure. The limits most often cited are control of the
density and location of dopants providing high I on /I off
ratio and finite subthreshold slope and quantum-mechanical
tunneling of carriers through thin gate from drain to source
and from drain to body. The channel depletion width must
scale with the channel length to contain the off-state leakage
I off. This leads to high doping concentration, which degrade
the carrier mobility and causes junction edge leakage due to
tunneling. Furthermore, the dopant profile control, in terms
of depth and steepness, becomes much more difficult. The
gate oxide thickness tox must also scale with the channel
length to maintain gate control, proper threshold voltage VT
and performance. The thinning of the gate dielectric results
in gate tunneling leakage, degrading the circuit performance,
power and noise margin.

FIG1: DG transistor structure(FINFET)

. At the current pace of scaling, the industry
predicts that planar transistors will reach feasible limits of
miniaturization by 2010, concurrent with the widespread
adoption of 32 nm technologies. At such sizes, planar
transistors are expected to suffer from undesirable short
channel effect, especially "off-state" leakage current, which
increases the idle power required by the device. In a DG

FIG2: FINFET structure
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by reducing the strength of the complimentary series
structure, this can be achieved by tying the back gates of
FINFETs in series to a strong reverse bias .The circuit
diagrams of ordinary CMOS two-input NAND and different
FINFETs-based two-input NAND gate styles are shown
from Fig. 3 - Fig. 8.

can also be exploited to reduce the number of transistors for
implementing logic functions. In this paper we scale down
upto 32nm .in here power consumption of FINFETS will be
less compared to bulk CMOS.
Effective channel length Leff = Lgate + 2×Lext (1)
Effective channel width W = Tfin + 2×Hfin
Where Hfin and Tfin are the fin height and thickness
respectively, Lgate is length of the gate, Lext is extended
source or drain region see in fig2.The main features of
FINFETs are – Ultra thin Si fin for suppression of short
channel effects, raised source/drain to reduce parasitic
resistance and improve current drive. FINFETs are designed
to use multiple fins to achieve larger widths. FINFETS
provide much lower sub-threshold leakage currents than
bulk CMOS at the same gate length

INPUT1

INPUT2

OUTPUT

0

0

1

0

1

1

1

0

1

1

0

0

Table I- Truth table of 2-input NAND gate

FINFETS Circuit Diagram:-

3. FINFETs Logic Design Styles:In this paper, comparison of various
parameters between an ordinary two-input CMOS NAND
and four FINFETs logic design styles for two-input NAND
are presented.
3.1 CMOS NAND Gate:A two-input CMOS NAND gate is
implemented by placing two NMOS in series and two
PMOS in parallel with inputs (A, B) and output (Out). The
output is low when the two inputs are high, else high which
can be viewed from Table I. Here the channel is controlled
by a single gate which is input to FET.

FIG3. Finfet Cmos Nand

3.2 Short Gate (SG) Mode:The shorted-gate (SG) mode FINFETs
style implemented by tying both gates, achieves high current
drive and eventually decrease transistor delay by applying
high voltage to both gates of N-FINFETs and can have low
leakage current with increase in threshold voltage of the
front gate by back gate when both transistors are grounded.
The SG – mode NAND gate can be obtained by directly
translating the CMOS NAND design to FINFETs, while
retaining the same size.
3.3 Independent gate (IG) mode:-

FIG4.IG/LP mode Nand

In this mode independent signals are
used to drive the two device gates, the back gate can be used
independently as an input to reduce the number of transistors
needed to implement numerous logic functions. This can be
designed to have asymmetric rise and fall delays because
only one transistor gate is used to pull-up but this can lead to
large disparities under conditions of greater load.
3.4 Low-power (LP) mode:In this mode back-gate is tied to a
reverse-bias voltage to reduce leakage power and the drive
strength of every FINFET is reduced equally.
3.5 Hybrid (IG/LP) mode:-

FIG5.IG mode Nand

This mode is a modification of the
IG design, the parallel transistors, i.e. the pull –up for
NAND is merged. Unlike the IG design, delays are balanced
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These parameter reesults are shhow in GraphhII to
FETS device IG
G mode
GraphIIV.when compaare to other FINF
Nand gate has less power
p
dissipatioon. We also chheck at
65nm IG has more leeakages when compared
c
to othhers. In
this paper
p
using 322nm technologyy we decrease those
leakages in 65nm as possible as.LP,, SP, CMOS FINFET
Nand when compare to IG and Hyybrid, it will geets less
leakages.

FIG 4: LP
P Mode Nand
d

Finfett Layout Diaggram:-

FIIG9.Finfet Cm
mos Nand
FIG7. SG
S mode Nand
d

FIG100.IG/LP Mode Nand

FIG8.Orrdiary Cmos Nand
N
Results an
nd Discussion::Thhe six mode of circuits and layyout of two inpuut
five FINFET
TS Nand gate and
a one ordinaryy Nand gate (bullk
CMOS) are doing the work
k in microwind toool3.1 with 32nm
m
foundry .usiing this tool we constructed deviice , implementeed
and simulatted the results. In
I here we first design the circuuit
and checkinng the logic usin
ng truth table seee the Fig3 to Figg8
and Tablee I .After that we
w convert the circuit
c
into layouut
design see Fig9 to Fig14 .Next the desiign rule must be
b
checked beffore applying thee inputs. The design rule which is
used in sim
mulation is lamb
bda based desiggn rule. From thhe
table II we show the variou
us powers applyying the input annd
get the outpput of various Fiinfet circuits andd ordinary CMO
OS
gate. From
m the Table II we also com
mpare the poweer
dissipation of ordinary CMOS
C
and Finfet circuits. Thhe
output of the
t
power ressults are shownn in Table II its
i
corresponding graph is sho
own Graph I. Using
U
microwinnd
tool we alsso analyzed the some more paarameter they arre
delay, capaacitance, inductaance, resistancee and frequencyy.

FIG
G11.IG Mode Nand
N
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FIG12.LP Mode nand

GraphI:Power DIssipation
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FIG13.SG Mode Nand
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Graph III: Finfet Nand Gate outputs Delay(ns)

FIG14.Ordinary Cmos Nand

GraphII:various parameter

Various parameters Table and Graphs:-

Conclusion:SUPPL
Y
VOLT
AGE

POWER DISSIPPATION

0.35

CMO
S
NAN
D
0.065

0.7

0.318

0.313

0.319

0.215

0.211

0.322

1.2

1.958

1.927

1.960

1.382

1.350

1.921

1.8

13.35
7
87.47
8

13.09
5
85.63
4

13.36
0
87.48
9

7.631

7.368

12.985

42.852

40.75
0

87.990

2.5

SG

LP

IG_LP

IG

0.065

0.065

0.043

0.043

0.066

In this paper we discussed various circuits for
various parameters like power consumption, delay,
frequency, o/p capacitance/p resistance/p inductance.
Among all circuits IG gets less power consumption and
resistance compared to other FINFETS devices. Hybrid
IG/LP mode gate get the less capacitance output compared
to other FINFETS device and bulk CMOS. Compared to the
bulk CMOS Nand gate, FINFETS device gets less power
dissipation.

Ordinary
Nand
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